Universal Journal of Electrical and Electronic Engineering Vol. 2(5), pp. 217 - 221
DOI: 10.13189/ujeee.2014.020501
Reprint (PDF) (758Kb)

Design of Bypassing Multipier with Different Adders

ManchalAhuja ¹, Sakshi ^2,*
1 Department of Electronics, Thapar University, Patiala, 147001, Punjab, India
² Department of Electronics Faculty, Thapar University, Patiala, 147001, Punjab, India

ABSTRACT

Multiplication is one of the essential operations in Digital Signal Processing (DSP) applications like Fast Fourier Transform (FFT), Digital filters etc. Multiplier is designed, considering the tradeoffs between low power and high speed. The bypassing multiplier is an improvement, over Braun multiplier which is one of the parallel array multiplier. The tradeoffs i.e. dynamic power and delay of the Bypassing multipliers can be reduced by using different adders. This paper presents a comparative study of 1-dimensional and 2-dimensional bypassing multipliers using different adders on basis of delay, area and power and for 4x4, 8x8 and 16x16 bits in FPGA Spartan – 3E using Xilinx 12.4 ISE and Synopsys respectively.

KEYWORDS
Bypassing, Delay, Power, Area, Comparison, Adders

Cite This Paper in IEEE or APA Citation Styles
(a). IEEE Format:
[1] ManchalAhuja , Sakshi , "Design of Bypassing Multipier with Different Adders," Universal Journal of Electrical and Electronic Engineering, Vol. 2, No. 5, pp. 217 - 221, 2014. DOI: 10.13189/ujeee.2014.020501.

(b). APA Format:
ManchalAhuja , Sakshi (2014). Design of Bypassing Multipier with Different Adders. Universal Journal of Electrical and Electronic Engineering, 2(5), 217 - 221. DOI: 10.13189/ujeee.2014.020501.