Low-Voltage Current-Mode WTA/LTA Circuit

Behzad Ghanavati*, Enayatollah Taghavi Moghaddam

Department of Electrical Engineering, Mahshahr Branch, Islamic Azad University, Mahshahr, Iran
*Corresponding Author: B.ghanavati@mhriau.ac.ir

Abstract A low-voltage CMOS current-mode Winner take all and looser take all circuits are designed in 0.35 µm standard CMOS technology. Simulation results using HSPICE that verify the functionality of circuit with 1.5 V supply are presented. The circuit can find application in the implementation of Fuzzy and Neural Network circuits.

Keywords Analog processing circuit, WTA, LTA, Low Voltage

1. Introduction

Winner-Take-All (WTA) and Looser-Take-All (LTA) circuits are the analog important and major function building blocks. The function of WTA and LTA circuits identify the largest and the smallest input variable, respectively, and restraints the remaining ones. WTA and LTA are widely used in hardware implementation of fuzzy logic systems, nonlinear filters and self-organizing neural networks, vector quantization, Hamming network, competitive learning, etc.

WTA and LTA can be extensively categorized as the current mode and voltage mode structure. Using current mode analog circuit design has received wide attention due to the supply voltage scaling down and their potential of lower power consumption [1]-[3]. In addition existing voltage mode structures are larger than current mode structures in hardware and area.

In this paper we proposed a novel current mode WTA and LTA. There are several structures of current mode WTA and LTA circuit proposed on the literature [4]-[6]. Our proposed circuits can work under low voltage (1.5 V) that is lower in comparison with previous works.

Section 2 presents the proposed WTA circuit architecture and describes it operation. Section 3 presents the proposed LTA circuit architecture. Simulation results are presented in section 4. Conclusion is presented in section 5.

2. WTA Circuit Description

The function of the WTA is to accept input signals, compare their values and produce a high digital output value (logic ‘one’) corresponding to the largest input, while all other digital outputs are set to low output value (logic ‘zero’) [7].

Figure 1 shows the block diagram of the WTA circuit. The circuit includes a 2-input current maximum selector [8] with a voltage inverter.

![Figure 1. Winner Take All circuit](image)

2.1. The Current Max Selector

The 2-input current maximum selector is shown in Figure 2. The proposed current max selector has 2 input branches and each branch consists of an FVF [14], formed by voltage follower Mai, and current sensing transistor Mci.

Transistor Mai in an FVF performs as an improved voltage follower and the Gate-Source voltage drop of this transistor is constant (neglecting second-order effect) and independent of the load.

![Figure 2. 2-input current max circuit](image)
162

Low-Voltage Current-Mode WTA/LTA Circuit

Transistor Mci operates as a current sensing device. It can sink large current by keeping its Drain voltage approximately constant. Moreover, the existing impedance at the Source of transistor Mai is very low due to the feedback loop.

The principle of operation of the circuit is as follow. The voltage at node “VS” follows the maximum of input currents I1, I2, with a DC level shift VGSn where n denotes the maximum current.

In this condition the transistor (Ma1 or Ma2) which carrying the minimum current, have the greater Gate-Source voltage than the value that should have to operate in saturation mode, at this condition this transistor operates in triode mode with Drain-Source voltage value close to zero, thus the current sensing transistor is turning off in this branch due to properties of FVF cell.

2.2. The Overall Structure of WTA Circuit

The circuit of the 2-input WTA is shown in Figure 3. The currents (I1, I2) are the inputs of the circuit.

Each current is mirrored into current max selector, as well as, into the feedback circuit due to PMOS current mirror M12, M22.

Thus the input current of each voltage inverter is:

\[ I_{i1} = I_1 - I_{f1} \]  (1)

\[ I_{i2} = I_2 - I_{f2} \]  (2)

We assume at the steady state, the current I1 is the largest input current I1=max (I1, I2)

So

\[ I_{f1} = I_1 + I_2 \]  (3)

\[ I_{f2} = 0 \]  (4)

From the “Eq. (1)" - “Eq. (4)" the input current of each voltage inverter is:

\[ I_{i1} = I_1 - (I_1 + I_2) = -I_2 \]  (5)

\[ I_{i2} = I_2 - 0 = I_2 \]  (6)

This means that only one input current of the voltage inverter corresponding to minimum current is positive and all the other currents are negative. Thus the digital voltage outputs of the circuit will be at logic.

\[ \begin{align*}
V_{01} &= \text{‘one’} \\
V_{02} &= \text{‘zero’}
\end{align*} \]  (7)

3. LTA Circuit Description

A LTA-Min circuit can be formed as shown in Fig.4. The basic structure of the proposed circuit consists of two branches. Each of these branches consists of a voltage follower transistor (MAi) and a current sensing transistor (MCi). The gate of the MAi, is connected to a fixed voltage Vb.

![Figure 4. The proposed Minimum current selector](image)

The gate-to-source voltages of MCi, are equal and proportional to minimum currents I1 and I2 so that these transistors have the different drain-to-source voltages. In hence, voltage follower transistors of all of the branches will be turning off, except one, which is in the looser branch. This voltage follower transistor has the minimum current that transmits it to the output by using high quality and appropriate current mirror (MO1 and MO4).

Transistor MO2, current source Ib and Vb forces the Drain-to-source voltage of transistor MO1 to be a constant value to MCi which is in the looser branch and carry the minimum current. To have the high output impedance, the output cascade transistor MO4 is driven by the drain of transistor MO3. As the polarity in the drain of transistor MO2 is reversed, an inverting stage is required to drive the gates of transistor MO4 .This Inverting stage provides additional gain-boosting, which increases the output impedance. The inverter amplifier has been implemented by means of transistor MO3 and biasing current Ib1.

The minimum supply voltage is limited by the path formed by current source Ib, Vb and MCI, so the minimum supply voltage is expressed as

\[ V_{min}^{GSB} = V_{GSB} + V_{DS,C,sat} + V_{DSB,sat} \]  (8)

Where V_{GSB} is the gate-to-source voltage of transistor M_b,
1. Introduction

2. Circuit Description

3. Analysis

4. Simulation Result

The proposed WTA and LTA were laid out in standard 0.35μm CMOS technology. Post layout simulations from extracted circuit were performed for a 1.5 V supply using HSPICE and level 49 parameters (BSIM3V3).

Transient simulation result for the proposed MAX circuit is shown in Fig.5 where the output is indicated with solid lines.

Fig.6 shows the output transient response of the WTA circuit for two different currents.

![Figure 5](image1.png)

**Figure 5.** Transient simulation result for the proposed MAX circuit

![Figure 6](image2.png)

**Figure 6.** Transient simulation result for the proposed WTA circuit
Fig. 7 shows the transient simulation result for the proposed Minimum current selector in 500 KHz. Fig. 8 shows the output of the proposed circuit in 50 MHz.

![Figure 7. Min circuit operation in 500 KHz](image1)

![Figure 8. Min circuit operation in 50 MHz](image2)

5. Conclusions

A new, Low-voltage current mode multi input WTA and LTA circuits are described. The proposed circuits work with a single 1.5V power supply which makes them suitable for low-voltage portable application.

REFERENCES


